



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/706,918	11/14/2003	Mitsuyoshi Mori	60188-710	7667
<div>7590 06/22/2007 Jack Q. Lever, Jr. McDERMOTT, WILL & EMERY 600 Thirteenth Street, N.W. Washington, DC 20005-3096</div>			<div>EXAMINER INGHAM, JOHN C</div>	
			<div>ART UNIT 2814</div>	<div>PAPER NUMBER</div>
			<div>MAIL DATE 06/22/2007</div>	<div>DELIVERY MODE PAPER</div>

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

714

Office Action Summary	Application No. 10/706,918	Applicant(s) MORI ET AL.	
	Examiner John C. Ingham	Art Unit 2814	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 29 March 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 34-37, 39-48, 66 and 68-71 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 34-37, 39-48, 66 and 68-71 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 12 April 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>3/13/07</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. The amendments to the claims filed 29 March 2007 have been entered.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims **34-37, 39-47, 68 and 70** are rejected under 35 U.S.C. 103(a) as being unpatentable over Guidash (US 6,352,869).
4. Regarding claims **34-35, 39-42, 44**, the '869 patent discloses in Figure 3B a solid state imaging apparatus comprising: a plurality of photoelectric conversion cells (2x2 pixels are shown out of the matrix, where the two rows shown correspond to the second and third rows as described in the instant application in Fig 1), each including a plurality of photoelectric sections of photodiodes arranged in a matrix including at least first (Fig 3B item 2) and second (Fig 3B next adjacent row to item 2, not shown) rows and first and second columns (Fig 3B items 3 and 4); a plurality of first floating diffusion sections (41 shared between adjacent row and column pixels) provided between said photoelectric conversion cells, each being shared by, and being connected to, the photoelectric sections (71-74) which are included in the first row of each photoelectric conversion cell via a plurality of transfer transistors (TG), respectively; a plurality of

Art Unit: 2814

second floating diffusion sections (in the next adjacent row to row 2, but not shown) each being shared by, and being connected to the photoelectric sections which are included in the second row of each photoelectric conversion cell via a plurality of transfer transistors, respectively; a plurality of read-out lines (col 2 ln 24-28) each being selectively connected to the transfer transistors (TG1 and other transistors on pixels in the same row, or TG2 and other transistors on pixels in the same row) connected to the photoelectric conversion sections which are included in one of the first and second columns; a plurality of first pixel amplifier transistors (32) coupled to and detecting and outputting the potential of each first floating diffusion section; a plurality of second pixel amplifier transistors (in the next row not shown) coupled to and detecting and outputting the potential of each second floating diffusion section, wherein the first and second pixel amplifiers comprises a source follower transistor (col 2 ln 26).

The '869 patent does not specify wherein each first floating diffusion section is shared by the photoelectric conversion cells adjacent to each other, and each second floating diffusion section is shared by the photoelectric conversion cells adjacent to each other, and substantially one floating diffusion section is included in the adjacent photoelectric conversion cells. Instead the '869 patent defines a cell as sharing all of the electrical functions. However, the '869 patent shows that four adjacent row and column pixels share the floating diffusion regions and amplifier between them. Another cell adjacent to the one shown will include another shared amplifier and another shared floating diffusion. This cell structure is the same as that claimed in the instant application and shown in Fig 4, where row 1 of the '869 patent corresponds to the third

row in Fig 1, and row 2 of the '869 patent corresponds to the second row in Fig 1. It would have been obvious to one of ordinary skill in the art at the time of the invention that a cell can be defined as four adjacent pixels (in the row and column direction) sharing a common diffusion and common amplifier, or can be defined as two adjacent pixels (in the row or column direction) sharing a floating diffusion and amplifier and another two adjacent pixels sharing another floating diffusion and amplifier.

5. Regarding claim **36**, the '869 patent discloses the apparatus of claim 39, wherein the plurality of read lines are connected to a vertical scanning circuit (col 2 ln 19, each row is read at a time, therefore the array is scanned vertically).

6. Regarding claims **37 and 43**, the '869 patent discloses the apparatus of claim 39, wherein a plurality of a pair of signal lines (one shown, column output buss) outputs signals from the first pixel amplifier (32) and the second pixel amplifier (not shown, in an adjacent column) to the outside, wherein a select transistor (34) is provided between the pixel amplifier transistor and the signal line to selectively conduct between the pixel amplifier and the signal line.

7. Regarding claims **45**, the '869 patent discloses the apparatus of claims 39 and 49, further comprising a reset transistor (36), wherein the drain of the reset transistor is connected to the drain of the pixel amplifier transistor (both connect to node VDD) so that a drain is shared by the reset transistor and the pixel amplifier transistor.

8. Regarding claims **46**, the '869 patent discloses in Fig 3A the apparatus of claims 39 and 49, wherein the photoelectric conversion sections are arranged so as to be spaced apart from one another by a certain distance in the row direction .

9. Regarding claims **47**, the '869 patent discloses in the apparatus of claims 39 and 49, further comprising a signal processing circuit (bottom dotted outline circles) for processing an output signal from each pixel amplifier transistor (32).

10. Regarding claim **68**, the '869 patent discloses in Fig 3B the apparatus of claim 39, wherein respective charges of the photoelectric conversion sections (PD) each connected to one of the read-out lines and being read out by the transfer transistors (TG) are read out by said first floating diffusion section (FD).

11. Regarding claim **70**, the '869 patent discloses in Fig 3B the apparatus of claim 39, wherein each floating diffusion section (FD) and each pixel amplifier transistor (32) are disposed between the two photoelectric conversion cells adjacent to each other in a row direction (pixel 1A and pixel 2A are two adjacent cells as discussed in claim 39), and the read out lines (connect to TG) are disposed within the photoelectric conversion cells.

12. Claim **48** is rejected under 35 U.S.C. 103(a) as being unpatentable over the '869 patent and Yamazaki (US 2002/0145582). The '869 patent discloses the apparatus of claim 39, but does not specify wherein the photoelectric conversion cells are separated from one another by a power supply line which also functions as a light-shielding film.

Yamazaki teaches the use of a power supply line between pixels which is also used as a light shield in order to protect the channel formation regions and p type semiconductor regions (§ 90). It would have been obvious to one of ordinary skill in the art at the time of the invention to use the teachings of Yamazaki on the structure of the

Art Unit: 2814

'869 patent in order to use the power supply line as a light shield for channel and p type regions between pixels or pixel sections.

13. Claims **66, 69 and 71** are rejected under 35 U.S.C. 103(a) as being unpatentable over the '869 patent and Patterson (US 6,541,794).

14. Regarding claim **66**, the '869 patent discloses each limitation as claimed in claim 39 except for disclosing that the solid state imaging apparatus is part of a camera.

Patterson teaches that arrays of photoactive pixel circuits are used in cameras (col 1 ln 11) since they are suitable for capturing images projected onto the arrays (col 1 ln 7). It would have been obvious to one of ordinary skill in the art at the time of the invention to use the teachings of Patterson on the array disclosed by the '869 patent in order to capture images.

15. Regarding claim **69**, the '869 patent discloses in Fig 3B the apparatus of claim 66, wherein respective charges of the photoelectric conversion sections (PD1) each connected to one of the read-out lines and being read out by the transfer transistors (TG1) are read out by said first floating diffusion section (FD).

16. Regarding claim **71**, the '869 patent discloses in Fig 3B the apparatus of claim 39, wherein each floating diffusion section (FD) and each pixel amplifier transistor (32) are disposed between the two photoelectric conversion cells adjacent to each other in a row direction (pixel 1A and pixel 2A are two adjacent cells as discussed in claim 39), and the read out lines (connect to TG) are disposed within the photoelectric conversion cells.

Response to Arguments

17. Applicant's arguments filed 29 March 2007 have been fully considered but they are not persuasive. The instant application describes a cell as four pixels, where two adjacent pixels use a first diffusion and a first amplifier, while the other two pixels use a second diffusion and a second amplifier. However, two pixels in the row adjacent cell share the first diffusion and first amplifier – resulting in four adjacent pixels sharing the first diffusion and first amplifier. This arrangement is the same as that of the '869 patent, although the '869 patent describes a cell as four pixels sharing a diffusion and amplifier. A matrix of cells disclosed in the '869 patent will obviously include four adjacent pixels using a first diffusion and second diffusion, and a first amplifier and second amplifier – and these four adjacent pixels could also be obviously defined to be a cell.

Conclusion

18. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to John C. Ingham whose telephone number is (571) 272-8793. The examiner can normally be reached on M-F, 8am-5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

John C Ingham
Examiner
Art Unit 2814

jci



HOWARD WEISS
PRIMARY EXAMINER